View UCC3580_9036911.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 slus292 d - february 1999 - revised february 2007 features provides auxiliary switch activation complementary to main power switch drive programmable deadtime (turn-on delay) between activation of each switch voltage mode control with feedforward operation programmable limits for both transformer volt- second product and pwm duty cycle high current gate driver for both main and auxiliary outputs multiple protection features with latched shutdown and soft restart low supply current (100 a startup, 1.5 ma operation) block diagram description the UCC3580 family of pwm controllers is designed to implement a variety of active clamp/reset and synchronous rectifier switching converter topolo - gies. while containing all the necessary functions for fixed frequency, high performance pulse width modulation, the additional feature of this design is the inclusion of an auxiliary switch driver which complements the main power switch, and with a programmable deadtime or delay between each transition. the active clamp/reset technique allows operation of single ended converters beyond 50% duty cycle while reducing voltage stresses on the switches, and allows a greater flux swing for the power transformer. this approach also allows a reduction in switching losses by recovering en - ergy stored in parasitic elements such as leakage inductance and switch capacitance. the oscillator is programmed with two resistors and a capacitor to set switching frequency and maximum duty cycle. a separate synchronized ramp provides a voltage feedforward pulse width modulation and a pro - grammed maximum volt-second limit. the generated clock from the oscilla - tor contains both frequency and maximum duty cycle information. (continued) single ended active clamp/reset pwm udg-95069-2 pin numbers refer to dil-16 and soic-16 packages
2 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 vdd...........................................16v i vdd .......................................... 25ma line, ramp ........................ 0.3v to vdd + 1v i line ,i ramp .....................................5ma delay ........................................ 5.3v i delay ........................................ 5ma i out1 (tpw < 1 s and duty cycle < 10%) ....... 0.6a to 1.2a i out2 (tpw < 1 s and duty cycle < 10%) ....... 0.4a to 0.4a i clk ................................ 100ma to 100ma osc1, osc2, ss, shtdwn, eain ..... 0.3v to ref + 0.3v i eaout .................................. 5mato5ma i ref ......................................... 30ma pgnd .................................. 0.2v to 0.2v storage temperature .................. - 65c to +150c junction temperature .................. - 55c to +150c lead temperature (soldering, 10 sec.) ............. +300c all voltages are with respect to ground unless otherwise stated. currents are positive into, negative out of the specified termi - nal. consult packaging section of databook for thermal limita - tions and considerations of packages. absolute maximum ratings connection diagrams dil-16, soic-16 (top view) j, n, or d packages order information the main gate drive output (out1) is controlled by the pulse width modulator. the second output (out2) is in - tended to activate an auxiliary switch during the off time of the main switch, except that between each transition there is deadtime where both switches are off, pro - grammed by a single external resistor. this design offers two options for out2, normal and inverted. in the -1 and -2 versions, out2 is normal and can be used to drive pmos fets. in the -3 and -4 versions, out2 is inverted and can be used to drive nmos fets. in all versions, both the main and auxiliary switches are held off prior to startup and when the pwm command goes to zero duty cycle. during fault conditions, out1 is held off while out2 operates at maximum duty cycle with a guaran - teed off time equal to the sum of the two deadtimes. undervoltage lockout monitors supply voltage (vdd), the precision reference (ref), input line voltage (line), and the shutdown comparator (shtdwn). if after any of these four have sensed a fault condition, recovery to full operation is initiated with a soft start. vdd thresholds, on and off, are 15v and 8.5v for the -2 and -4 versions, 9v and 8.5v for the -1 and -3 versions. the ucc1580-x is specified for operation over the mili - tary temperature range of - 55c to 125c. the ucc2580-x is specified from - 40c to 85c. the UCC3580-x is specified from 0c to 70c. package op- tions include 16-pin surface mount and dual in-line. description (cont.)
3 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 electrical characteristics unless otherwise stated, all specifications are over the full temperature range, vdd = 12v, r1 = 18.2 k , r2 = 4.41 k ,c t = 130 pf, r3 = 100 k ,c out1 =0f,c out2 =0f.t a = 0c to 70c for the UCC3580, - 40c to 85c for the ucc2580, - 55c to 125c for the ucc1580, t a =t j . parameter test conditions min typ max units oscillator section frequency 370 400 430 khz clk pulse width 650 750 850 ns clk v oh i clk = 3 ma 4.3 4.7 v clk v ol i clk = 3 ma 0.3 0.5 v ramp generator section ramp v ol i ramp = 100 a 50 100 mv flux comparator vth 3.16 3.33 3.50 v pulse width modulator section minimum duty cycle out1, eaout = vol 0 % maximum duty cycle out1, eain = 2.6 v 63 66 69 % pwm comparator offset 0.1 0.4 0.9 v error amplifier section eain eaout = eain 2.44 2.5 2.56 v i eain eaout = eain 150 400 na eaout, vol eain = 2.6 v, i eaout = 100 a 0.3 0.5 v eaout, voh eain = 2.4 v, i eaout = 100 a 4 5 5.5 v avol 70 80 db gain bandwidth product f = 100 khz (note 1) 2 6 mhz softstart/shutdown section start duty cycle eain = 2.4 v 0 % ss v ol i ss = 100 a 100 350 mv ss restart threshold 400 550 mv i ss ?20 ?35 a shtdwn v th 0.4 0.5 0.6 v i shtdwn 50 150 na undervoltage lockout section vdd on UCC3580-2,-4 14 15 16 v UCC3580-1,-3 8 9 10 v vdd off 7.5 8.5 9.5 v line on 4.7 5 5.3 v line off 4.2 4.5 4.8 v i line line=6v 50 150 na supply section vdd clamp i vdd =10ma 14 15 16 v i vdd start vdd < vdd on 160 250 a i vdd operating no load 2.5 3.5 ma output drivers section out1 v sat high i out1 = 50 ma 0.4 1.0 v out1 v sat low i out1 =100 ma 0.4 1.0 v out2 v sat high i out2 = 30 ma 0.4 1.0 v out2 v sat low i out2 = 30 ma 0.4 1.0 v out1 fall time c out1 = 1nf, r s =3 20 50 ns out1 rise time c out1 = 1nf, r s =3 40 80 ns out2 fall time c out2 = 300pf, r s =10 20 50 ns out2 rise time c out2 = 300pf, r s =10 20 40 ns
4 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 electrical characteristics unless otherwise stated, all specifications are over the full temperature range, vdd = 12v, r1 = 18.2 k , r2 = 4.41 k ,c t = 130 pf, r3 = 100 k ,c out1 =0f,c out2 =0f.t a = 0c to 70c for the UCC3580, - 40c to 85c for the ucc2580, - 55c to 125c for the ucc1580, t a =t j . parameter test conditions min typ max units output drivers section (cont.) delay 1 out2 to out1 r3 = 100 k ,c out1 =c out2 = 15 pf 90 120 160 ns t a =t j = 25c 100 120 140 ns delay 2 out1 to out2 r3 = 100 k ,c out1 =c out2 = 15 pf 110 170 250 ns t a =t j = 25c 140 170 200 ns reference section ref i ref = 0 4.875 5 5.125 v load regulation i ref =0mato1ma 1 20 mv line regulation vdd = 10 v to 14 v 1 20 mv note 1: guaranteed by design. not 100% tested in production. clk: oscillator clock output pin from a low impedance cmos driver. clk is high during guaranteed off time. clk can be used to synchronized up to five other UCC3580 pwms. delay: a resistor from delay to gnd programs the nonoverlap delay between out1 and out2. the delay times, delay1 and delay2, are shown in figure 1 and are as follows: de lay pf r 111 3 . delay2 is designed to be larger than delay1 by a ratio shown in figure 2. eain: inverting input to the error amplifier. the noninverting input of the error amplifier is internally set to 2.5v. eain is used for feedback and loop compensation. eaout: output of the error amplifier and input to the pwm comparator. loop compensation components connect from eaout to eain. gnd: signal ground. line: hysteretic comparator input. thresholds are 5.0v and 4.5v. used to sense input line voltage and turn off out1 when the line is low. osc1 & osc2: oscillator programming pins. a resistor connects each pin to a timing capacitor. the resistor connected to osc1 sets maximum on time. the resistor connected to osc2 controls guaranteed off time. the combined total sets frequency with the timing capacitor. frequency and maximum duty cycle are approximately given by: frequency 1.44 r1 r ct 227 pf ma ximum duty cycle r1 r1 r2 maximum duty cycle for out1 is slightly less due to delay1 which is programmed by r3. out1: gate drive output for the main switch capable of sourcing up to 0.5a and sinking 1a. out2: gate drive output for the auxiliary switch with 0.3a drive current capability. pgnd: ground connection for the gate drivers. connect pgnd to gnd at a single point so that no high frequency components of the output switching currents are in the ground plane on the circuit board. ramp: a resistor (r4) from ramp to the input voltage and a capacitor (cr) from ramp to gnd programs the feedforward ramp signal. ramp is discharged to gnd when clk is high and allowed to charge when clk is low. ramp is the line feedforward sawtooth signal for the pwm comparator. assuming the input voltage is much greater than 3.3v, the ramp is very linear. a flux comparator compares the ramp signal to 3.3v to limit the maximum allowable volt-second product: volt-second product clamp = 3.3 r4 cr. ref: precision 5.0v reference pin. ref can supply up to 5ma to external circuits. ref is off until vdd exceeds 9v (?1 and ?3 versions) or activates the 15v clamp (?2 and ?4 versions) and turns off again when vdd droops below 8.5v. bypass ref to gnd with a 1 f capacitor. shtdwn: comparator input to stop the chip. the threshold is 0.5v. when the chip is stopped, out1 is low and out2 continues to oscillate with guaranteed off time equal to two non-overlap delay times. out2 continues to switch after shtdwn is asserted until the voltage on vdd falls below vcs (typically 4 v) in order to discharge the clamp capacitor. pin descriptions
5 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 uvlo and startup for self biased off-line applications, -2 and -4 versions (uvlo on and off thresholds of 15v and 8.5v typical) are recommended. for all other applications, -1 and -3 versions provide the lower on threshold of 9v. the ic re - quires a low startup current of only 160 a when vdd is under the uvlo threshold, enabling use of a large trickle charge resistor (with corresponding low power dissipa - tion) from the input voltage. vdd has an internal clamp at 15v which can sink up to 10ma. measures should be taken not to exceed this current. for -2 and -4 versions, this clamp must be activated as an indication of reaching the uvlo on threshold. the internal reference (ref) is brought up when the uvlo on threshold is crossed. the startup logic ensures that line and ref are above and shtdwn is below their respective thresholds before outputs are asserted. line input is useful for monitoring actual input voltage and shutting off the ic if it falls be - low a programmed value. a resistive divider should be used to connect the input voltage to the line input. this feature can protect the power supply from excessive currents at low line voltages. figure 1. output time relationships. application information udg-95070-2 note: waveforms are not to scale. ss : a capacitor from ss to ground programs the soft start time. during soft start, eaout follows the amplitude of ss?s slowly increasing waveform until regulation is achieved. vdd: chip power supply pin. vdd should be bypassed to pgnd. the ?1 and ?3 versions require vdd to ex - ceed 9v to start and remain above 8.5v to continue run - ning. a shunt clamp from vdd to gnd limits the supply voltage to 15v. the ?2 and ?4 versions do not start until pin descriptions (cont.)
6 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 the soft start pin provides an effective means to start the ic in a controlled manner. an internal current of 20 a begins charging a capacitor connected to ss once the startup conditions listed above have been met. the voltage on ss effectively controls maximum duty cycle on out1 during the charging period. out2 is also con - trolled during this period (see figure 1). negation of any of the startup conditions causes ss to be immediately discharged. internal circuitry ensures full discharge of ss (to 0.3v) before allowing charging to begin again, provided all the startup conditions are again met. oscillator simplified oscillator block diagram and waveforms are shown in figure 3. osc1 and osc2 pins are used to program the frequency and maximum duty cycle. capac - itor ct is alternately charged through r1 and discharged through r2 between levels of 1.67 v and 3.3 v. the charging and discharging equations for ct are given by vc(cha rge ) = ? 1 e - t 1 v ref
2 3 vc (d is c h a rg e ) = v e ref - t 2 2 3 where 1 =r1ct and 2 = r2 ct. the charge time and discharge time are given by t ch = 0.69 r1 c t and t dis =0.69r2c t the clk output is high during the discharge period. it blanks the output to limit the maximum duty cycle of out1. the frequency and maximum duty cycle are given by frequency = 1.44 (r1+ r2) ct+ 27 pf ma ximum duty cycle = r1 r1+ r2 maximum duty cycle for out1 will be slightly less due to delay1 which is programmed by r3. voltage feedforward and volt-second clamp UCC3580 has a provision for input voltage feedforward. as shown in figure 3, the ramp slope is made propor - tional to input line voltage by converting it into a charging current for cr. this provides a first order cancellation of the effects of line voltage changes on converter perfor - mance. the maximum volt-second clamp is provided to protect against transient saturation of the transformer core. it terminates the out1 pulse when the ramp volt - age exceeds 3.3v. if the feedforward feature is not used, the ramp can be generated by tying r4 to ref. how - ever, the linearity of ramp suffers and in this case the maximum volt-second clamp is no longer available. figure 3. oscillator and ramp circuits. udg-96016-1 delay times 0 200 400 600 800 1000 1200 1400 0 100 200 300 400 500 600 700 800 900 1000 r3 programmingresistor k delay ns 1.10 1.20 1.30 1.40 1.50 1.60 1.70 1.80 delay2/delay1 ratio delay ratio delay1 delay2 figure 2. delay times. application information (cont.)
7 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 output configurations the UCC3580 family of ics is designed to provide con - trol functions for single ended active clamp circuits. for different implementations of the active clamp approach, different drive waveforms for the two switches (main and auxiliary) are required. the -3 and -4 versions of the ic supply complementary non-overlapping waveforms (out1 and out2) with programmable delay which can be used to drive the main and auxiliary switches. most active clamp configurations will require one of these out - puts to be transformer coupled to drive a floating switch (e.g. figure 5). the -1 and -2 versions have the phase of out2 inverted to give overlapping waveforms. this con - figuration is suitable for capacity coupled driving of a ground referenced p-channel auxiliary switch with the out2 drive while out1 is directly driving an n-channel main switch (e.g. figure 4). the programmable delay can be judiciously used to get zero voltage turn-on of both the main and auxiliary switches in the active clamp circuits. for the UCC3580, a single pin is used to program the delays between out1 and out2 on both sets of edges. figure 1 shows the relationships between the outputs. figure 2 gives the ratio between the two delays. during the transition from main to auxiliary switch, the delay is not very critical for zvs turn-on. for the first half of out1 off-time, the body diode of the auxiliary switch conducts and out2 can be turned on any time. the transition from auxiliary to main switch is more critical. energy stored in the parasitic in - ductance(s) at the end of the out2 pulse is used to dis - charge the parasitic capacitance across the main switch during the delay time. the delay (delay 1) should be op - timally programmed at 1/4 the resonant period deter - mined by parasitic capacitance and the resonant inductor (transformer leakage and/or magnetizing induc - tances, depending on the topology). however, depend - ing on other circuit parasitics, the resonant behavior can change, and in some cases, zvs turn-on may not be ob - tainable. it can be shown that the optimum delay time is independent of operating conditions for a specific circuit and should be determined specifically for each circuit. application information (cont.) figure 4. active clamp forward converter. udg-95071-2
8 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 figure 5. off-line active clamp flyback converter. application information (cont.) udg-96017-1 the use of active reset in a flyback power converter topology may be covered by u.s. patent no. 5,402,329 owned by technical witts, inc., and for which unitrode offers users a paid up license for application of the ucc1580 product family.
9 ucc1580-1,-2,-3,-4 ucc2580-1,-2,-3,-4 UCC3580-1,-2,-3,-4 figure 6. UCC3580 used in a synchronous rectifier application. application information (cont.) udg-96018-1 revision date comment slus292b may 2005 updated osc frequency and maximum duty cycle, ct charge and discharge equations. updated shtdwn pin description. updated typical ct value used for measurements in electrical characteristics table. slus292c may 2005 removed q package from datasheet.
package option addendum www.ti.com 15-apr-2017 addendum-page 1 packaging information orderable device status (1) package type package drawing pins package qty eco plan (2) lead/ball finish (6) msl peak temp (3) op temp (c) device marking (4/5) samples hpa00033dtr active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-1 hpa00034dtr active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-2 hpa00036dtr active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-4 hpa00706dtr-2 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-2 ucc2580d-1 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-1 ucc2580d-1g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-1 ucc2580d-2 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-2 ucc2580d-2g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-2 ucc2580d-3 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-3 ucc2580d-3g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-3 ucc2580d-4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-4 ucc2580d-4g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-4 ucc2580dtr-1 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-1 ucc2580dtr-1g4 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-1 ucc2580dtr-2 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-2 ucc2580dtr-3 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-3 ucc2580dtr-3g4 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-3
package option addendum www.ti.com 15-apr-2017 addendum-page 2 orderable device status (1) package type package drawing pins package qty eco plan (2) lead/ball finish (6) msl peak temp (3) op temp (c) device marking (4/5) samples ucc2580dtr-4 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim -40 to 85 ucc2580d-4 UCC3580d-1 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-1 UCC3580d-1g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-1 UCC3580d-2 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-2 UCC3580d-2g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-2 UCC3580d-3 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-3 UCC3580d-4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-4 UCC3580d-4g4 active soic d 16 40 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-4 UCC3580dtr-1 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-1 UCC3580dtr-1g4 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-1 UCC3580dtr-2 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-2 UCC3580dtr-3 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-3 UCC3580dtr-4 active soic d 16 2500 green (rohs & no sb/br) cu nipdau level-1-260c-unlim 0 to 70 UCC3580d-4 (1) the marketing status values are defined as follows: active: product device recommended for new designs. lifebuy: ti has announced that the device will be discontinued, and a lifetime-buy period is in effect. nrnd: not recommended for new designs. device is in production to support existing customers, but ti does not recommend using this part in a new design. preview: device has been announced but is not in production. samples may or may not be available. obsolete: ti has discontinued the production of the device. (2) eco plan - the planned eco-friendly classification: pb-free (rohs), pb-free (rohs exempt), or green (rohs & no sb/br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. tbd: the pb-free/green conversion plan has not been defined.
package option addendum www.ti.com 15-apr-2017 addendum-page 3 pb-free (rohs): ti's terms "lead-free" or "pb-free" mean semiconductor products that are compatible with the current rohs requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. where designed to be soldered at high temperatures, ti pb-free products are suitable for use in specified lead-free processes. pb-free (rohs exempt): this component has a rohs exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. the component is otherwise considered pb-free (rohs compatible) as defined above. green (rohs & no sb/br): ti defines "green" to mean pb-free (rohs compatible), and free of bromine (br) and antimony (sb) based flame retardants (br or sb do not exceed 0.1% by weight in homogeneous material) (3) msl, peak temp. - the moisture sensitivity level rating according to the jedec industry standard classifications, and peak solder temperature. (4) there may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) multiple device markings will be inside parentheses. only one device marking contained in parentheses and separated by a "~" will appear on a device. if a line is indented then it is a continuation of the previous line and the two combined represent the entire device marking for that device. (6) lead/ball finish - orderable devices may have multiple material finish options. finish options are separated by a vertical ruled line. lead/ball finish values may wrap to two lines if the finish value exceeds the maximum column width. important information and disclaimer: the information provided on this page represents ti's knowledge and belief as of the date that it is provided. ti bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. efforts are underway to better integrate information from third parties. ti has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ti and ti suppliers consider certain information to be proprietary, and thus cas numbers and other limited information may not be available for release. in no event shall ti's liability arising out of such information exceed the total purchase price of the ti part(s) at issue in this document sold by ti to customer on an annual basis.
tape and reel information *all dimensions are nominal device package type package drawing pins spq reel diameter (mm) reel width w1 (mm) a0 (mm) b0 (mm) k0 (mm) p1 (mm) w (mm) pin1 quadrant ucc2580dtr-1 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 ucc2580dtr-2 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 ucc2580dtr-3 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 ucc2580dtr-4 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 UCC3580dtr-1 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 UCC3580dtr-2 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 UCC3580dtr-3 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 UCC3580dtr-4 soic d 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 q1 package materials information www.ti.com 26-jan-2013 pack materials-page 1
*all dimensions are nominal device package type package drawing pins spq length (mm) width (mm) height (mm) ucc2580dtr-1 soic d 16 2500 333.2 345.9 28.6 ucc2580dtr-2 soic d 16 2500 333.2 345.9 28.6 ucc2580dtr-3 soic d 16 2500 333.2 345.9 28.6 ucc2580dtr-4 soic d 16 2500 333.2 345.9 28.6 UCC3580dtr-1 soic d 16 2500 333.2 345.9 28.6 UCC3580dtr-2 soic d 16 2500 333.2 345.9 28.6 UCC3580dtr-3 soic d 16 2500 333.2 345.9 28.6 UCC3580dtr-4 soic d 16 2500 333.2 345.9 28.6 package materials information www.ti.com 26-jan-2013 pack materials-page 2

important notice texas instruments incorporated (ti) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per jesd46, latest issue, and to discontinue any product or service per jesd48, latest issue. buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. ti ? s published terms of sale for semiconductor products ( http://www.ti.com/sc/docs/stdterms.htm ) apply to the sale of packaged integrated circuit products that ti has qualified and released to market. additional terms may apply to the use or sale of other types of ti products and services. reproduction of significant portions of ti information in ti data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. ti is not responsible or liable for such reproduced documentation. information of third parties may be subject to additional restrictions. resale of ti products or services with statements different from or beyond the parameters stated by ti for that product or service voids all express and any implied warranties for the associated ti product or service and is an unfair and deceptive business practice. ti is not responsible or liable for any such statements. buyers and others who are developing systems that incorporate ti products (collectively, ? designers ? ) understand and agree that designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that designers have full and exclusive responsibility to assure the safety of designers ' applications and compliance of their applications (and of all ti products used in or for designers ? applications) with all applicable regulations, laws and other applicable requirements. designer represents that, with respect to their applications, designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. designer agrees that prior to using or distributing any applications that include ti products, designer will thoroughly test such applications and the functionality of such ti products as used in such applications. ti ? s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, ? ti resources ? ) are intended to assist designers who are developing applications that incorporate ti products; by downloading, accessing or using ti resources in any way, designer (individually or, if designer is acting on behalf of a company, designer ? s company) agrees to use any particular ti resource solely for this purpose and subject to the terms of this notice. ti ? s provision of ti resources does not expand or otherwise alter ti ? s applicable published warranties or warranty disclaimers for ti products, and no additional obligations or liabilities arise from ti providing such ti resources. ti reserves the right to make corrections, enhancements, improvements and other changes to its ti resources. ti has not conducted any testing other than that specifically described in the published documentation for a particular ti resource. designer is authorized to use, copy and modify any individual ti resource only in connection with the development of applications that include the ti product(s) identified in such ti resource. no other license, express or implied, by estoppel or otherwise to any other ti intellectual property right, and no license to any technology or intellectual property right of ti or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which ti products or services are used. information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. use of ti resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from ti under the patents or other intellectual property of ti. ti resources are provided ? as is ? and with all faults. ti disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any epidemic failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third party intellectual property rights. ti shall not be liable for and shall not defend or indemnify designer against any claim, including but not limited to any infringement claim that relates to or is based on any combination of products even if described in ti resources or otherwise. in no event shall ti be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of ti resources or use thereof, and regardless of whether ti has been advised of the possibility of such damages. unless ti has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., iso/ts 16949 and iso 26262), ti is not responsible for any failure to meet such industry standard requirements. where ti specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. using products in an application does not by itself establish any safety features in the application. designers must ensure compliance with safety-related requirements and standards applicable to their applications. designer may not use any ti products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). such equipment includes, without limitation, all medical devices identified by the u.s. food and drug administration as class iii devices and equivalent classifications outside the u.s. ti may expressly designate certain products as completing a particular qualification (e.g., q100, military grade, or enhanced product). designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at designers ? own risk. designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. designer will fully indemnify ti and its representatives against any damages, costs, losses, and/or liabilities arising out of designer ? s non- compliance with the terms and provisions of this notice. mailing address: texas instruments, post office box 655303, dallas, texas 75265 copyright ? 2017, texas instruments incorporated

▲Up To Search▲

Price & Availability of UCC3580

	To Download UCC3580 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .